LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Miha Lampret<mihal@o...>
    Date: Thu Mar 18 15:35:38 CET 2004
    Subject: [oc] Novas nLint design rule checker
    Top
    Hi all,

    thanks to Novas who provided software we successfully integrated their nLint
    design rule checker into our CVS system.

    This new tool helps designers to write better quality HDL code by performing
    source code checks to ensure conformance with design rules such as
    synchronous design, clocking scheme, naming conventions, and testability.

    We configured nLint according to OpenCores design guidelines. This way we
    will get common coding style for all cores stored in the CVS.

    So how does new system work?
    All you have to do is to enable nLint for your project and you will get email
    report each time you will import/change some verilog/vhdl files in CVS.

    You can enable nLint on Admin::Properties page of your project by adding
    Service::Lint property to project properties.

    For more information about nLint visit Novas web site:
    http://www.novas.com/Products/nLint/

    regards,
    Miha





    Follow upAuthor
    [oc] Novas nLint design rule checkerJoachim Strombergson

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.