LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann<rudi@a...>
    Date: Thu Mar 18 14:40:18 CET 2004
    Subject: [oc] "malloc" and "free" implementation in Verilog
    Top
    On Thu, 2004-03-18 at 19:05, abhi_vlsi02@y... wrote:
    > Hello,
    >
    > How to implement dynamic memory allocatuion using Verilog?
    >
    > Where can I get the Verilog code for dynamic memory allocation?
    > Can anybody give some pointers to some code!


    There are many different ways to solve this problem. It
    really depends what you are trying to do. In case of cashes
    or MMUs, the good old TLBs are used. If you must allocate
    internal memory for passing through data blocks for such
    applications where you have to do bandwidth matching for
    example, you can simplify the problem. I used a separate
    piece of memory to hold the pointers and the equivalent of
    the "malloc header" (of course all optimized for hardware
    and my specific problem). To avoid fragmentation nightmares,
    make sure you always allocate memory in fixed min size blocks.
    If possible only support one block size ...

    Regards,
    rudi
    ========================================================
    ASICS.ws ::: Solutions for your ASIC/FPGA needs :::
    ..............::: FPGAs * Full Custom ICs * IP Cores :::
    FREE IP Cores -> http://www.asics.ws/ <- FREE EDA Tools



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.