LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: bingjie3592 at sohu.com<bingjie3592@s...>
    Date: Thu Mar 18 09:03:40 CET 2004
    Subject: [oc] help about or1k's dmmu
    Top

    ----- Original Message -----
    From: "qcpassed" <qcpassed@s...>
    To: "cores@o..." <cores@o...>
    Date: Mon, 7 Apr 2003 8:35:18 +0800
    Subject: Re: [oc] help about or1k's dmmu

    >
    >
    > qcpassed,ÄúºÃ£¡
    >
    > I understand now.Thanks all of u.
    >
    > ======= 2003-04-06 22:08:00 ÄúÔÚÀ´ÐÅÖÐдµÀ£º=======
    >
    > > in
    >
    http://www.opencores.org/cvsweb.shtml/or1k/or1200/rtl/verilog/or1200_
    dmmu_top.v
    > >assign dcdmmu_cycstb_o = (!dc_en & dmmu_en) ? ~(miss |
    > fault) & dtlb_done & dcpu_cycstb_i : ~(miss | fault) &
    > dcpu_cycstb_i;
    > > I think !dc_en is very strange even wrong and i can not
    > understand it.
    > >can anyboody tell me?
    > >Thanks
    > >
    > >¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡qcpassed
    > >¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡qcpassed@s...
    > >¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡2003-04-06
    > >
    > >
    > >
    > >
    > >
    > >
    > >
    > >.
    >
    > = = = = = = = = = = = = = = = = = = = =
    >
    >
    > ¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡ÖÂ
    > Àñ£¡
    >
    >
    > ¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡qcpassed
    > ¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡qcpassed@s...
    > ¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡2003-04-07
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.