LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Brian Korsedal<BKorsedal@b...>
    Date: Tue Feb 10 01:17:59 CET 2004
    Subject: [oc] IMPORTANT new opencores web site
    Top
    I like the look. I really do, but I do want to let you know about a bug. When I go to the projects and I select

    When I select the drop down menus as either of the "written in Verilog" or the "written in VHDL", I get no cores. Maybe the admins of the projects need to fill in some info for this to work.

    I'm using konqueror 3.2 on linux 2.6.2 and Gentoo.

    Other than that, it looks great.

    -Brian

    -----Original Message-----
    From: attachment.bin

    Follow upAuthor
    [oc] IMPORTANT new opencores web siteDamjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.