LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: gupg at yahoo.com<gupg@y...>
    Date: Sun Dec 28 19:43:42 CET 2003
    Subject: [oc] OC's most wanted
    Top

    If you do end up doing a design for something like the AES encyption
    algorithm, then perhaps it will be interesting to compare the manual
    VHDL design to the VHDL that is generated by the SPARK C-to-VHDL tool
    that was poster here a few days ago:
    http://www.cecs.uci.edu/~spark

    That way, one team could do a manual design and the other could try to
    use design automation tools and see how close they can get to each other.

    GG
    ----- Original Message -----
    From: "Redant Steven" <redant@i... >
    To: "Discussion list about free open source IP cores"
    <cores@o... >
    Date: Mon, 15 Dec 2003 12:09:23 +0100
    Subject: [oc] OC's most wanted

    >
    >
    > Hi,
    >
    > I have the possibility of defining some projects for masters
    > students in electronic engineering.
    >
    > What would you guys consider to be the 'most wanted' items for Open
    > Cores?
    >
    > Please also indicate how much work you estimate the job would take
    > to implement it in a core publishable on the OC site.
    >
    > Yours,
    >
    > Steven Redant
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.