LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: ni_zhihong@s...
    Date: Wed, 13 Aug 2003 03:55:34 +0200
    Subject: Re: [oc] pseudo random generator verilog code source
    Top

    
    
    ----- Original Message ----- 
    From: Victor Snesarev <vnsnes@y... > 
    To: cores@o...  
    Date: Thu, 19 Sep 2002 12:14:25 -0700 (PDT) 
    Subject: Re: [oc] pseudo random generator verilog code source 
    
    > 
    > 
    > I wrote up a webpage about using LSFRs (Linear Shift 
    > Feedback Registers) for pseudo-random number 
    > generation during time off work, maybe it will help: 
    > 
    > http://vnsnes.freeshell.org/lfsr/index.shtml 
    > 
    > A link to an old Altera LFSR core is at the bottom of 
    > the page. 
    > 
    > Hope this helps. 
    > 
    > --- olupas@o...  wrote: 
    > > Hi all, 
    > > 
    > > This will generate only one new bit per clock. 
    > > Maybe you need 32 new bits per clock, to send 
    > > over a network ... 
    > > 
    > > A good starting point might be AN49 from Altera. 
    > > 
    > > I was unable to find this on the web, so I have 
    > > built my owns, 
    > > starting from there. 
    > > 
    > > Unfortunately,  I cannot send the sources 
    > > but I can help you with hints. 
    > > 
    > > Cheers, 
    > > Ovidiu Lupas. 
    > > 
    > > 
    > > 
    > > ----- Original Message ----- 
    > > From: Marko Mlinar <markom@o... > 
    > > To: cores@o... 
    > > Date: Thu, 19 Sep 2002 10:55:46 +0200 
    > > Subject: Re: [oc] pseudo random generator verilog 
    > > code source 
    > > 
    > > > 
    > > > 
    > > > Here: 
    > > > 
    > > > reg [31:0] poly; 
    > > > 
    > > > always @(posedge clk or posedge reset_poly) 
    > > >   if (reset_poly) poly <= #1 32'hdeaddead; 
    > > >   else poly <= #1 {poly[30:0], poly[17] ^ 
    > > poly[4]}; 
    > > > 
    > > > On Thursday 19 September 2002 09:54, Dharmeshbhai 
    > > PATEL wrote: 
    > > > > Hi list, 
    > > > > 
    > > > > Does any one has an idea where i can get the 
    > > verilog code 
    > > > source 
    > > > > for a pseudo random generator (number or signal) 
    > > ? 
    > > > > 
    > > > > Please let me know. 
    > > > > 
    > > > > Thanks in advance. 
    > > > > D.PATEL 
    > > > > 
    > > > > 
    > > > > 
    > > 
    > 
    _____________________________________________________________
     
    > > 
    > > > > Exclusif: 75 euros remboursés sur le pack 
    > > eXtense Haut Débit 
    > > > de Wanadoo ! 
    > > > > Vivez l'Internet sans contrainte en bénéficiant 
    > > d'un prix 
    > > > "tout compris", 
    > > > > d'un forfait haut débit illimit? d'un accès 
    > > ADSL et d'un 
    > > > Modem ADSL simple 
    > > > > ?installer ! Cliquez ici : 
    > > > http://www.ifrance.com/_reloc/mail.exclusif 
    > > > 
    > > 
    > 
    
    
    

    Follow upAuthor
    Re: [oc] pseudo random generator verilog code sourceLars Segerlund
    RE: [oc] pseudo random generator verilog code sourceRenaux Jacky

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.