LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Nicolas Boulay <nico@s...>
    Date: Thu, 22 May 2003 19:54:38 +0200
    Subject: Re: [oc] Verilog coding style for Open Cores-RTL - Case in point SHA1
    Top

    Le Mercredi 21 Mai 2003 08:43, Joachim Strömbergson a écrit :
    
    > This all means that VHDL does not have industry support, neither from the
    > major users and the major vendors. That's why Verilog is dominant and will
    > continue to be.
    
    Yes and no.
    In europe, Infineon (siemens) and ST Microelectronics use VHDL, that's not  
    small compagnies !
    
    Regards
    nico
    
    
    
    
    

    ReferenceAuthor
    Re: [oc] Verilog coding style for Open Cores-RTL - Case in pointSHA1Marco Antonio Simon Dal Poz
    Re: [oc] Verilog coding style for Open Cores-RTL - Case in pointSHA1Joachim

    Follow upAuthor
    [oc] i386 legallyPaul
    Language war, was Re: [oc] Verilog coding style ...Andras Ferencz

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.