Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: Joachim Strömbergson<Joachim.Strombergson@I...>
Date: Wed, 21 May 2003 08:56:26 +0200
Subject: Re: [oc] Verilog coding style for Open Cores-RTL - Case in pointSHA1

Aloha!

Shehryar Shaheen wrote:
> Why would you say SystemC is a gonner ?!

* <rant> Because I belive it's based on a flawed concept of having cheap SW 
designers writing code that magically transforms into real world HW</rant>

* Because the consumers (both companies, managers/tool buyers and fellow 
engineers) says so:
[SNUG 2003 Trip Report]
http://deepchip.com/items/snug03-05.shtml

[DAC 2002 Trip Report]
http://www.deepchip.com/items/dac02-03.shtml

IMHO Superlog and SystemVerilog are taking the right approach. By evolving 
Verilog to a language with better support for complex data types, efficient 
verification, separate interfaces etc we can work with much more complex 
designs. Yet, there is always a path back to RTL and generation of HW.

-- 
Med vänlig hälsning, Yours

Joachim Strömbergson - Alltid i harmonisk svängning.
VP, Research & Development
----------------------------------------------------------------------
InformAsic AB / Hugo Grauers gata 5B / SE-411 33 GÖTEBORG / Sweden
Tel: +46 31 68 54 90  Fax: +46 31 68 54 91  Mobile: +46 733 75 97 02
E-mail: joachim.strombergson@i...  Home: www.informasic.com
----------------------------------------------------------------------

Reference	Author
Re: [oc] Verilog coding style for Open Cores-RTL - Case in pointSHA1	Marco Antonio Simon Dal Poz
Re: [oc] Verilog coding style for Open Cores-RTL - Case in pointSHA1	Joachim
Re: [oc] Verilog coding style for Open Cores-RTL - Case in point SHA1	Shehryar Shaheen

Follow up	Author
[oc] Verilog vs VHDL vs Other	Tom Hawkins
Re: [oc] Verilog coding style for Open Cores-RTL - Case in point SHA1	Shehryar Shaheen