LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann <rudi@a...>
    Date: 07 Apr 2003 17:23:53 +0700
    Subject: Re: [oc] verilog to vhdl converter
    Top

    On Tue, 2003-04-08 at 01:57, Damjan Lampret wrote:
    > Sure. I see no problem for a new section. We'll add tools or software
    > section or something like that.
    > 
    > regards,
    > Damjan
    
    I would suggest "Tools" for tools, and reserve
    "Software" for later. May be we want to move the
    GNU chain for OR1K to the software section at
    some point, and have various open drivers for
    various cores, etc., etc.
    
    
    Regards,
    rudi
    ------------------------------------------------
    www.asics.ws   - Solutions for your ASIC needs -
    FREE IP Cores  -->   http://www.asics.ws/  <---
    -----  ALL SPAM forwarded to: UCE@F...  -----
    
    
    
    
    
    
    

    ReferenceAuthor
    [oc] verilog to vhdl converterJohn Sheahan
    Re: [oc] verilog to vhdl converterRudolf Usselmann
    Re: [oc] verilog to vhdl converterDamjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.