LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Emmanuel Touloupis" <E.Touloupis@l...>
    Date: Thu, 27 Mar 2003 12:06:50 -0000
    Subject: Re: [oc] CAN core in VHDL
    Top

    Hi,
    
    This isn't exactly relevant to the subject, but it is about CAN.
    
    I want to make a CAN node and I'm looking for a board. Does anyone know any
    board (Altera based preferably) that includes CAN tranciever and D-sub
    connector? Note that I want my CAN core to be implemented inside the FPGA,
    so a board with external CAN support won't do.
    
    Board "gurus", I would appreciate any help or alternative suggestion!
    
    CheerS,
    
    Manos
    
    
    ----- Original Message -----
    From: "Soban Shoeb Chawre" <sobanc@n...>
    To: <cores@o...>
    Sent: Monday, March 24, 2003 6:50 AM
    Subject: Re: [oc] CAN core in VHDL
    
    
    > hello,
    >
    > I am interesred in verifying the core.
    >
    > plz send the core, i have modelsim full version.
    >
    > thank you.
    > > Shehryar Shaheen wrote:
    > >
    > > Hello,
    > >          I have translated Igor Mohr's CAN Core in VHDL.
    > >
    > > But it has to be tested and verified (and debugged!). If any body has
    > > full
    > > version of ModelSim (or any other simulator that
    > > supports mixed HDL simulation) and is interested in verifying the core
    > > then
    > > I can send hime the core and it can be verified using the Verilog
    > > testbench
    > > with orignal Verilog core.
    > >
    > > Here a link that shows how to do mixed HDL simulations in ModelSim
    > > (It's pretty simple!)
    > > http://jason.sdsu.edu/modelsim/se_html/tutorial_html/t_mixed.shtml
    > >
    > > Anybody interested in doing this let me know
    > >
    > > Regards
    > >
    > > Shehryar
    > >
    > 
    >
    >
    
    
    
    

    ReferenceAuthor
    [oc] CAN core in VHDLShehryar Shaheen
    Re: [oc] CAN core in VHDLSoban Shoeb Chawre

    Follow upAuthor
    RE: [oc] CAN core in VHDLIgor Mohor\(opencores\)

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.