Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: Soban Shoeb Chawre <sobanc@n...>
Date: Mon, 24 Mar 2003 12:20:45 +0530
Subject: Re: [oc] CAN core in VHDL

hello,

I am interesred in verifying the core.

plz send the core, i have modelsim full version.

thank you.
> Shehryar Shaheen wrote:
> 
> Hello,
>          I have translated Igor Mohr's CAN Core in VHDL.
> 
> But it has to be tested and verified (and debugged!). If any body has
> full
> version of ModelSim (or any other simulator that
> supports mixed HDL simulation) and is interested in verifying the core
> then
> I can send hime the core and it can be verified using the Verilog
> testbench
> with orignal Verilog core.
> 
> Here a link that shows how to do mixed HDL simulations in ModelSim
> (It's pretty simple!)
> http://jason.sdsu.edu/modelsim/se_html/tutorial_html/t_mixed.shtml
> 
> Anybody interested in doing this let me know
> 
> Regards
> 
> Shehryar
>

Reference	Author
[oc] CAN core in VHDL	Shehryar Shaheen

Follow up	Author
Re: [oc] CAN core in VHDL	Emmanuel Touloupis