LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "mayank digvijay bindal" <mayankbindal@r...>
    Date: 26 Feb 2003 07:06:29 -0000
    Subject: [oc] PLL vs DLL
    Top

    or the full control on clock delays & clock phases,which 
    architecture is preferrable PLL or DLL.i know tht each one has its 
    advantages,but both altera & Xilinx claims tht their PLL(in 
    stratix) & DLL(in virtex or spartan-IIE) architecture has an edge 
    over other.getting large multiples of frequencies in PLL is also 
    an added advantage.where i can find the comparison between the 
    two.
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.