I2C controller core
testbench error #3
Closed kelvin_bao opened this issue almost 22 years ago
kelvin_bao commented almost 22 years ago
Dear Friend, I am not sure if it is a bug.when i simulate this core with the tool modelsim,the testbench will stop at some time and show:
status: 21600 generate 'start', write cmd 20 (slave address+write)
so the follow code could not run,i don't know why,thank you for your reply :)
rherveille was assigned almost 22 years ago
rherveille closed this almost 22 years ago
rherveille commented almost 22 years ago
This is not a bug, please only report issues with the core (or the testbench) as bugs. Not tool issues. I ran the testbench with ncsim and modelsim. Both work/pass.
ivay commented almost 14 years ago
In zhe code , I found that zhe signal sda_o is always set to '0'. WHY?
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.