TG68 - execute 68000 Code :: Overview

Project maintainers

Details

Name: tg68
Created: Nov 26, 2007
Updated: Feb 10, 2009
SVN: Browse
Statistics: View

Other project properties

Category: Processor
Language: VHDL
Development status: Stable
Additional info: FPGA proven,
WishBone Compliant: No
License: LGPL

Description

This is a stable Version of a 68000 compatible CPU.
It is an adapted Version to use with the Minimig Core.

"compatible" means that most of byte and word Instructions are cycle exact but many other Instructions are faster.
"adapted" means that the synchronous Mode, some bus control signals and the FC Out are missing. They are not needed for the minimig.

Features

circa 3600 LC's on a ALTERA Cyclone II,
circa 2700 Slices an a XILINX Spartan 3,

Status

Tested with the Dennis van Weeren Minimig Core on the C-One Board with FPGA Extender from Individual Computers.
Source Code and Bitstreamfiles here:
http://c64upgra.de/c-one/

latest bugfix:
10.feb.2009 shift and rotation opcode
21.jan.2009 insert missing RTR opcode

© copyright 1999-2009 Opencores.org All rights reserved